Multiple-input multiple-output (MIMO) 
INTRODUCTION
Multiple-input multiple-out ( MIMO When channel state information (CSI) is not available at transmitter, spatial division multiplexing (SDM) technique is used for data transmission. In the technique, data resources, power level and modulation scheme, are allocated equally to all transmit sub-streams [4] [5] [6] .
However, when CSI is available, an eigenbeamspace division multiplexing (E-SDM) is used [7- Trang 80 9]. The MIMO E-SDM systems are also called singular value decomposition MIMO (SVD MIMO) systems [10] or MIMO eigenmode transmission systems [11] .
In E-SDM techniques, an orthogonal beamforming is formed based on the eigenvectors obtained from eigenvalue decomposition using a MIMO channel matrix. To increase quality of the systems, the E-SDM technique has an innovation in transmitting. A new feature of this algorithm is the calculation of the bit error probability of each flow with many cases of demodulation. In the systems, a simple receive weight method can demultiplex received signals without intersubstream interference, and maximum channel capacity is obtained. These advantages make the MIMO E-SDM technology a promising candidate for future high-rate wireless applications.
There have been a lot of technical papers studied and evaluated about the MIMO E-SDM systems based on theory analyses and/or computer-based simulation [7] [8] [9] [10] [11] . However, just few ones have considered the systems based on hardware implementation [12, 13] .
The main contribution of the paper is to present our own detailed design and implementation of the MIMO E-SDM systems on FPGA Altera Stratix DSP Development KIT using Verilog HDL. We use HDL description in the whole system because we want an executable functional specification.
Besides, the executable models can be tested and refined during implementation process. In addition, HDL description is the first step to build an implementation directly from a behavioral model in an automated process. Based on the design, we evaluate bit-error rate (BER) of the systems and also compare the consumption of FPGA elements for our design of the systems. A part of the paper has been presented in [14] .
Moreover, we have also extended our study of single carrier MIMO E-SDM systems (presented in the paper) to multi-carrier MIMO E-SDM systems [15] . In the multi-carrier systems, Othogonal Frequency Division Multiplexing (OFDM) technique is used to improve frequency efficiency and eliminate inter-symbol interference.
The paper is organized as follows. In the next section, an overview of MIMO E-SDM systems is presented. In section III, we will show our design and hardware implementation of the MIMO E-SDM system. The results and discussion of our implementations are shown in section IV. Finally, conclusions are drawn in Section V. WRX are determined according to [7, 8] as
OVERVIEW OF MIMO E-SDM SYSTEMS
where U is obtained by the eigenvalue decomposition as Therefore, the channel capacity and BER performance can be improved by adaptively assigning the data rate and transmitting power [7, 8] .
DESIGN AND IMPLEMENTATION OF MIMO E-SDM SYSTEMS
The block diagram of our design and implementation of a 2x2 MIMO E-SDM system on FPGA hardware is shown in Fig. 2 . For the case of 2x3 system, it will be designed and implemented similarly. 
IMPLEMENTED RESULTS AND DISCUSSION
Based on the design and implementation of the MIMO E-SDM systems, in the section, we will evaluate the bit-error rate (BER) of the systems, and compare it with simulation results in Matlab.
In the section, we also consider about the hardware consumptions for our system design.
BER performance of designed systems
The BER performance of 2x2 and 2x3 MIMO E-SDM systems is shown in this section. Here we between MIMO E-SDM and MIMO SDM systems is considered in Fig. 11 . It can be seen that MIMO E-SDM systems give much better performance than MIMO SDM ones. This is because of the optimal allocation of transmit data resources and using orthogonal transmit beams in the E-SDM technique. When increasing the number of receive antennas, the BER performance of both MIMO E-SDM and SDM systems is obtained better. This is due to higher diversity gain. 
Hardware Cost
In the section, we want to evaluate hardware consumption in our system design and compare it between MIMO E-SDM and MIMO SDM systems. Table 1 shows the detail hardware consumption of the design of 2x2 MIMO E-SDM system with channel coding. The FPGA device used is Stratix III 3SL150F1152C2. It can be seen from Table 1 that hardware resource can be free approximately 30%. Maximum speed of the system is 145.37
MHz.
The detail hardware consumption of 2x3 MIMO E-SDM system is shown in Table 2 . The system occupies about 75% resource and the maximum speed can go upto 142 MHz. It is easy to understand because the 2x3 system needs one more antenna at receiver. That means it needs more hardware to control that antenna and to calculate in the equalizer module. In return, better
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BER performance is gotten as seen in Fig 11. A comparison of the hardware consumption between MIMO E-SDM and MIMO SDM systems is shown in Table 3 . As we can see, the hardware cost of E-SDM system is two times larger than SDM. This is because of the much higher calculation in the E-SDM technique. In addition. 
